


Table of Contents	
1	Title Page
2	MC33816_SEVB_Supplies_Controls
3	MC33816_SEVB_Power

- 1 - Serigraphy: all the test point names must be replaced by their corresponding signal name. (e.g. TP1 becomes +3.3V)
- 2 - Serigraphy: the injector and fuel pumps names must be placed close to their connectors. (e.g. INJECTOR 1 to be placed close to J8)
- 3 - The component placement instructions in the schematic must be taken into account for the layout.
- 4 - The VSENSEnX and VSENSEPx tracks must have the same length per pairs (analog pairs).
- 5 - Routing tracks under the inductors must be limited as possible. Routing tracks under the boost inductor L2 is forbidden.
- 6 - The boost load cacacitors C21 and C22 must be routed between the diode D9 and the injector boost transistor drains Q4 and Q6.
- 7 - The S\_HSx signals must be connected as close as possible to their respective transistor sources. (Y connection)
- 8 - The D\_HSx signals must be connected as close as possible to their respective transistor drains. (Y connection)
- 9 - The sense resistors R12, R21, R22 and R26 must be placed as close as possible to their respective low side transistor source pins.
- 10 - U4 must be placed in diagonal.
- 11 - Serigraphy: all the LEDs names must be replaced by their corresponding signal name. (e.g. D5 FLAG0)
- 12 - Serigraphy: all the connector names must be placed close to its corresponding connector. (e.g. VSUPP close to J1)
- 13 - Placement proposal:



Revisions			
Rev	Description	Date	Approved
A	Added Freedom board Remove J3 J4 connectors Remove 3.3V regulator Remove oscillator	5/21/14	P CALMES

Copyright 2013, by Freescale.

The enclosed files are for reference purposes only and are not warranted as to suitability for any other purposes.

Copyright Freescale, 1999-2013 ALL RIGHTS RESERVED


You are hereby granted a copyright license to use, modify the enclosed PCB layout and/or Schematics files, solely in conjunction with the development and marketing of your products which use and incorporate microprocessors which implement the PowerPC(TM) architecture manufactured by Freescale.

No licenses are granted by implication, estoppels or otherwise under any patents or trademarks of Freescale.

These files are provided on an "AS IS" basis and without warranty. To the maximum extent permitted by applicable law, FREESCALE DISCLAIMS ALL WARRANTIES WHETHER EXPRESS OR IMPLIED, INCLUDING IMPLIED WARRANTIES OF MECHANTABILTY OR FITNESS FOR A PARTICULAR PURPOSE AND ANY WARRANTY AGAINST INFRINGEMENT WITH REGARD TO THE DESIGN FILES (INCLUDING ANY ANY MODIFIED VERSIONS THEREOF) AND ANY ACCOMPANYING WRITTEN MATERIALS.

To the maximum extent permitted by applicable law, IN NO EVENT SHALL FREESCALE BE LIABLE FOR ANY DAMAGES WHATSOEVER (INCLUDING WITHOUT LIMITATION, DAMAGES FOR LOSS OF BUSINESS PROFITS, BUSINESS INTERRUPTION, LOSS OF BUSINESS INFORMATION, OR OTHER PECUNIARY LOSS) ARISING OF THE USE OR INABILITY TO USE THESE DESIGN FILES.

Freescale assumes no responsibility for the maintenance and support of the PCB design files.

 <b>freescale</b>		<b>Analog Sensor Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale.			
Designer: <i>Patricia Calmes</i>		ICAP Classification: FCP: FUC: X PUB:	
Drawing Title:		<b>KIT33816FRDMEVM</b>	
Drawn by: <i>Patricia Calmes</i>		Title Page	
Approved: <Approver>		Size C Document Number SCH-28476	
Date: Wednesday, June 25, 2014		Rev A	
Sheet 1 of 3			



