



Hello, and welcome to this presentation of the enhanced direct memory access controller, or eDMA, module for Kinetis K series MCUs. In this session you'll learn about the eDMA and the DMA multiplexer, also known as DMAMUX, their main features and the application benefits of leveraging these functions.



Agenda 📕		
1.	Module Overview	
2.	On-chip Interconnections and Inter-module Dependencies	
3.	Software Configuration	
4.	Example Use Case	
5. 6	eDMA Frequently Asked Questions	
差 freescale`	External Use   1	60

In this presentation we'll cover:

- An overview of the module
- The on-chip interconnections and inter-module dependencies
- Software configuration
- An example use case
- And a few frequently asked questions





Let's first begin with an overview of the module.





#### eDMA Module Overview

- The eDMA module is capable of performing complex data transfers with minimal intervention from a host processor.
- The main goal of this module is to replace the processor for data movement, which allows the CPU to keep working on other tasks while the data is being copied, resulting in better system performance.
- The eDMA module works in conjunction with the direct memory access multiplexer (DMAMUX), which routes DMA sources called slots to any of the DMA channels. The DMAMUX allows Kinetis MCUs to support a large number of peripheral DMA requests using 16 or 32 DMA channels.





#### eDMA and DMAMUX Features

#### eDMA Features

- The eDMA controller offers 16 or 32 channels, which are available to perform complex data transfers with minimal CPU intervention. The number of channels is dependent on the Kinetis device. To find out exactly how many channels are available on your MCU, please refer to the reference manual.
- Each channel has its own transfer control descriptor (TCD) that supports twodeep nested transfer operations called minor and major loops, respectively. The TCDs store all the needed information to make the transactions, such as the source and destination addresses and the transfer size. Each TCD needs 32bytes, which are stored in local memory. A channel can be activated either by software, by another channel through channel linking or by another peripheral through hardware requests.
- Fixed-priority and a round-robin schemes are allowed for channel arbitration. The channels can report through an interrupt request when the half and/or the total of the major loop is completed, which is useful to manage double buffers.

#### **DMAMUX** Features

 Kinetis devices contain one or two multiplexers, depending on the amount of channels. For 16 channel devices, one DMAMUX is available and for 32 channel devices, 2 instances of DMAMUX are available





## eDMA Block Diagram

The eDMA module is partitioned in two major modules: 1) the eDMA engine and 2) the transfer-control descriptor local memory.

The eDMA engine performs:

- · The source and destination address calculations, and
- · data movement operations

The transfer-control descriptor local memory contains the transfer-control descriptors for each eDMA channel.





# **DMAMUX** Block Diagram

The DMA multiplexer routes the DMA sources to the DMA channels.

Please note that a DMA source should be configured to use only one channel.





# eDMA Transfer Control Descriptor (TCD)

The TCD contains all the information about the data movement. This includes the source and destination addresses, the address increment after each transfer and the transfer size. The TCD also includes the number of bytes to transfer and the number of major loops to execute.

Each TCD can be a two-deep nested loop such as major and minor transfer loops,

The TCDs can be processed in a chain so that the eDMA will automatically load the next TCD. This is called channel linking.

Each TCD needs 32-bytes to store all this information.



eDMA Offset	TCDn Register Name	Abbreviation	Width (bits)
0x00	Source Address	TCDn_SADDR	32
0x04	Transfer Attributes	TCDn_ATTR	16
0x06	Signed Source Address Offset	TCDn_SOFF	16
0x08	Minor Byte Count	TCDn_NBYTES	32
0x0C	Last Source Address Adjustment	TCDn_SLAST	32
0x10	Destination Address	TCDn_DADDR	32
0x14	Current Minor Loop Link, Major Loop Count	TCDn_CITER	16
0x16	Signed Destination Address Offset	TCDn_DOFF	16
0x18	Last Destination Address Adjustment/Scatter Gather Address	TDDn_DLAST_SGA	32
0x1C	Beginning Minor Loop Link, Major Loop Count	TCDn_BITER	16
0x1E	Control and Status	TCDn_CSR	16

# **TCD Memory Map**

This table shows the memory map of a TCD. It contains all the registers that the eDMA needs to accomplish the transaction. The TCD is responsible for channel activation, address path, data path, and control for source and destination.





# **Nested Loop Example**

This example demonstrates two-deep nested loops.

Each DMA request will move the amount of bytes configured in the NBYTES (minor byte count) register. This corresponds to a minor loop. Once this is completed, another DMA request will transfer another minor loop. The CITER (major loop count) register will decrement each time a minor loop is transferred. When the CITER register is equal to zero, that means a major loop has been completed.

In other words, a minor loop contains NBYTES bytes and a major loop contains CITER minor loops.





# Minor Loop Channel Linking Example

This example demonstrates minor loop channel linking.

Each DMA request will move the amount of bytes configured in the NBYTES (minor byte count) register like the last example. This corresponds to a minor loop. Once this is completed, a DMA request for the linked channel is generated. Another DMA request will transfer another minor loop and a new DMA request for the linked channel will be generated.





# Major Loop Channel Linking Example

Finally, This example demonstrates major loop channel linking.

Major loop channel linking works exactly like minor loop channel linking, except the DMA request for the linked channel is done once the major loop is completed.





## Periodic Triggering: Normal Operation Example

The DMA periodic trigger capability allows the system to schedule regular DMA transfers, usually on the transmit side of certain peripherals, without the intervention of the processor. This trigger works by gating the request from the peripheral to the DMA until a trigger event has been seen.

There is one DMA request per peripheral request, but the DMA request is delayed until the trigger asserts. This helps ensure a fixed transfer frequency.

This image shows a normal operation example where the trigger is periodic.

The DMA request is generated when both the peripheral request and the trigger are present.





# Periodic Triggering: Ignored Trigger Example

Now let's go over an example where the trigger is ignored.

After the DMA request has been serviced, the peripheral will negate its request, effectively resetting the gating mechanism until the peripheral reasserts its request and the next trigger event is seen.

This means that if a trigger is seen, but the peripheral is not requesting a transfer, then that trigger will be ignored. The peripheral request is not active when the second trigger asserts. The peripheral has to wait until the third trigger before a new DMA request is asserted.





Next, let's discuss on-chip interconnections and inter-module dependencies.





## **eDMA Interconnections**

This diagram displays how other peripherals make requests to the DMAMUX, which is connected to the eDMA controller through the peripheral bridge. This process makes it possible for transactions to happen through the crossbar switch – mastering the data movement.





Now, let's move on to discuss software configuration.





# Kinetis SDK eDMA Driver Example

This is an example of loop transfers in the eDMA using Kinetis SDK .

In this example, we will use channel 1.

We will transfer eight samples of 1-byte length.

Two samples on each request.

We will need two interrupts on each loop, so we configure two TCDs. The interrupts help manage a ping pong buffer.

Step 1, Initialize the DMA module. The channel arbitration will be round-robin. Once the configuration structure is filled, we can call the EDMA\_DRV\_Init() function.

The 2nd step is to request a DMA channel through the

EDMA\_DRV\_RequestChannel() function. In this case the request will be generated by GPIO PORT C.

The 3rd step is to configure the TCD. The loop transfer is configured through the EDMA\_DRV\_ConfigLoopTransfer() function.

The callback needs to be installed through the EDMA\_DRV\_InstallCallback() function.

Finally, the channel is started with the EDMA\_DRV\_StartChannel() function. The DMA is waiting for a request.

Additionally, a channel can be stopped through the EDMA\_DRV\_StopChannel() function.

And a channel can be released through the EDMA\_DRV\_ReleaseChannel()



Expression	Type	Value	A C detAdde	191 + Stain	0-16600.cc	a 🛤 dstAddr	uint8 t [8]	0x1fff00cc
A ( Rec Addr	uint8 + [8]	0-1460004		uint8 t	0x1	(x)= dstAddr[0]	uint8 t	0x1
a Sickduli	uinte_t [o]	0-1	M- dstAddr[1]	uint8 t	0-2	(x)= dstAddr[1]	uint8 t	0x2
(A) sicAddi[1]	uint8 t	0~2	Ma detAddr[2]	uint8 t	0-0	(x)= dstAddr[2]	uint8 t	0x3
the stcAddr[2]	uint8 t	0x3	00 dstAddd3]	uint8 t	0x0	(x)= dstAddr[3]	uint8_t	Ox4
bla srcAddr[3]	wint8 t	0x4	(A) dstAddr[4]	uint8 t	0x0	(x)= dstAddr[4]	uint8_t	0x0
bdi srcAddr[4]	uint8 t	0x5	00 dstAddr[5]	uint8 t	0x0	(x)= dstAddr[5]	uint8_t	0x0
the second de[5]	uint8 t	0.6	Ma dstAdds[5]	uint8 t	0-0	(x)= dstAddr[6]	uint8 t	0x0
(x) srcAddriff]	uint8 t	0x7	(x)= dstAddr[7]	uint8 t	0x0	(v)= dstAddr[7]	uint8_t	0x0
(d) srcAddr[7]	uint8 t	0.8		unite_t				
A ( dstAddr	uint8 t [8]	0x1fff00cc	<ul> <li>1 request</li> </ul>			<ul> <li>2 request</li> </ul>	S	
	wint@_t	0.0		1		· · ·		
(x)= dstAddr[0]	unto t	0.000	1 minor loop     2 minor loops					
(v)- dstAddr[0]	uint8 t	0.0	<ul> <li>1 minor lo</li> </ul>	ор		<ul> <li>2 minor lo</li> </ul>	ops	
(v)= dstAddr[0] (v)= dstAddr[1] (v)= dstAddr[2]	uint8_t uint8_t	0x0	<ul> <li>1 minor lo</li> </ul>	ор		• 2 minor lo	ops	
(0)= dstAddr[0] (0)= dstAddr[1] (0)= dstAddr[2] (0)= dstAddr[3]	uint8_t uint8_t uint8_t	0.0 0.0	<ul> <li>1 minor lo</li> </ul>	ор		<ul> <li>2 minor lo</li> <li>First inter</li> </ul>	ops rupt	
<pre>69- dstAddr[0] 60+ dstAddr[1] 60+ dstAddr[2] 60+ dstAddr[3] 60+ dstAddr[4]</pre>	uint8_t uint8_t uint8_t uint8_t	0x0 0x0 0x0 0x0	• 1 minor lo	ор		<ul> <li>2 minor lo</li> <li>First inter</li> </ul>	rupt	
(v)= dstAddr[0]           (v)= dstAddr[1]           (v)= dstAddr[2]           (v)= dstAddr[3]           (v)= dstAddr[4]           (v)= dstAddr[5]	uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	0x0 0x0 0x0 0x0 0x0	• 1 minor lo	ор		<ul> <li>2 minor lo</li> <li>First inter</li> </ul>	rupt	
(>)-         dstAddr[0]           (>)-         dstAddr[1]           (>)-         dstAddr[2]           (>)-         dstAddr[2]           (>)-         dstAddr[3]           (>)-         dstAddr[4]           (>)-         dstAddr[4]           (>)-         dstAddr[5]           (>)-         dstAddr[6]	uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	0x0 0x0 0x0 0x0 0x0 0x0 0x0	• 1 minor lo	uint8 t [8	1 0x1fff00cc	2 minor ic     First inter	upt	] 0x1fff000
(v)- dstAddr[0]           (v)- dstAddr[1]           (v)- dstAddr[2]           (v)- dstAddr[3]           (v)- dstAddr[4]           (v)- dstAddr[5]           (v)- dstAddr[6]           (v)- dstAddr[7]	uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	0x0 0x0 0x0 0x0 0x0 0x0 0x0	1 MINOT IO	uint8_t [8	] 0x1fff00cc 0x1	2 minor ic     First inter	uint8_t [8	] 0x1fff000
<pre>60- dstAddr[0] 600- dstAddr[1] 600- dstAddr[2] 600- dstAddr[3] 600- dstAddr[4] 600- dstAddr[5] 600- dstAddr[6] 600- dstAddr[7]</pre>	uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	0x0 0x0 0x0 0x0 0x0 0x0 0x0	1 MINOT IC      dstAddr     (9) dstAddr[0]     (9) dstAddr[1]	uint8_t [8 uint8_t uint8_t	) 0x1fff00cc 0x1 0x2	2 minor ic     First inter     dstAddr     (0) dstAddr[0]     (0) dstAddr[1]	uint8_t [8 uint8_t	] 0x1fff00c 0x1 0x2
<pre>60- dstAddr[0] 600- dstAddr[1] 600- dstAddr[2] 600- dstAddr[2] 600- dstAddr[4] 600- dstAddr[5] 600- dstAddr[6] 600- dstAddr[7]</pre>	uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	0x0 0x0 0x0 0x0 0x0 0x0 0x0	dstAddr     do-dstAddr[0]     do-dstAddr[1]     do-dstAddr[1]     do-dstAddr[1]	uint8_t [8 uint8_t uint8_t uint8_t uint8_t	) 0x1fff00cc 0x1 0x2 0x3	2 minor ic     First inter	uint8_t [8 uint8_t [8 uint8_t uint8_t uint8_t	0x1 0x1 0x2 0x3
<ul> <li>e dstAddr(0)</li> <li>e dstAddr(1)</li> <li>e dstAddr(2)</li> <li>e dstAddr(3)</li> <li>e dstAddr(3)</li> <li>e dstAddr(5)</li> <li>e dstAddr(5)</li> <li>e dstAddr(6)</li> <li>e dstAddr(7)</li> <li>e 0 request</li> </ul>	uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t S	0x0 0x0 0x0 0x0 0x0 0x0 0x0	dstAddr     doddstAddr[0]     doddstAddr[1]     doddstAddr[2]     doddstAddr[2]     doddstAddr[2]     doddstAddr[2]     doddstAddr[2]     doddstAddr[2]     dstAddr[2]	uint8_t [8 uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	) 0x1fff00cc 0x1 0x2 0x3 0x4	2 minor ic     First inter      (0) dstAddr     (0) dstAddr[1]     (0) dstAddr[2]     (0) dstAddr[2]	uint8_t [8 uint8_t [8 uint8_t uint8_t uint8_t uint8_t	0x1fff00x 0x1 0x2 0x3 0x4
<ul> <li>o- dstAddr[1]</li> <li>o- dstAddr[2]</li> <li>o- dstAddr[2]</li> <li>o- dstAddr[3]</li> <li>o- dstAddr[4]</li> <li>o- dstAddr[4]</li> <li>o- dstAddr[5]</li> <li>o- dstAddr[5]</li> <li>o- dstAddr[6]</li> <li>o- dstAddr[7]</li> </ul>	uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t S	0x0 0x0 0x0 0x0 0x0 0x0 0x0	1 minor ic      dstAddr     (0) dstAddr[0]     (0) dstAddr[1]     (0) dstAddr[2]     (0) dstAddr[3]     (0) dstAddr[3]	uint8_t [8 uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	0x1fff00cc 0x1 0x2 0x3 0x4 0x5	2 minor ic     First inter     dstAddr     dov-dstAddr[0]     dov-dstAddr[1]     dov-dstAddr[2]     dov-dstAddr[3]     dov-dstAddr[3]     dov-dstAddr[3]     dov-dstAddr[4]	uint8_t [8 uint8_t [8 uint8_t uint8_t uint8_t uint8_t uint8_t	0x1fff00x 0x1 0x2 0x3 0x4 0x5
on-dstAddr(0)     on-dstAddr(1)     on-dstAddr(2)     on-dstAddr(2)     on-dstAddr(3)     on-dstAddr(4)     on-dstAddr(4)     on-dstAddr(5)     on-dstAddr(5)     on-dstAddr(6)     on-dstAddr(7)     on-dstAddr(7)     on-dstAddr(7)     on-dstAddr(7)	uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0	1 MINOT IC      dstAddr     (0 <sup>-</sup> dstAddr[0]     (0 <sup>-</sup> dstAddr[1]     (0 <sup>-</sup> dstAddr[2]     (0 <sup>-</sup> dstAddr[3]     (0 <sup>-</sup> dstAddr[4]     (0 <sup>-</sup> dstAddr[4]	uint8_t [8 uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	0x1ff00cc 0x1 0x2 0x3 0x4 0x6	2 minor ic     First inter	uint8_t [8 uint8_t [8 uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	0x1fff00x 0x1 0x2 0x3 0x4 0x5 0x6
<ul> <li>e dstAddr(0)</li> <li>e dstAddr(1)</li> <li>e dstAddr(2)</li> <li>e dstAddr(3)</li> <li>e dstAddr(3)</li> <li>e dstAddr(5)</li> <li>e dstAddr(5)</li> <li>e dstAddr(6)</li> <li>e dstAddr(7)</li> <li>e O request</li> </ul>	uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	0x0 0x0 0x0 0x0 0x0 0x0 0x0	1 minor io     dstAddr     (0= dstAddr[0]     (0= dstAddr[1]     (0= dstAddr[2]     (0= dstAddr[2]     (0= dstAddr[3]     (0= dstAddr[4]     (0= dstAddr[6]	uint8_t [8 uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	) 0x1fff00cc 0x1 0x2 0x3 0x4 0x5 0x6 0x0	2 minor ic     First inter	uint8_t [8 uint8_t [8 uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	0x1 0x2 0x3 0x4 0x5 0x6 0x7
<ul> <li>e dstAddr(0)</li> <li>e dstAddr(1)</li> <li>e dstAddr(2)</li> <li>e dstAddr(3)</li> <li>e dstAddr(3)</li> <li>e dstAddr(5)</li> <li>e dstAddr(5)</li> <li>e dstAddr(6)</li> <li>e dstAddr(7)</li> <li>e O request</li> </ul>	uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	0x0 0x0 0x0 0x0 0x0 0x0 0x0	1 minor ic      dstAddr     (0) dstAddr[0]     (0) dstAddr[1]     (0) dstAddr[2]     (0) dstAddr[2]     (0) dstAddr[4]     (0) dstAddr[4]     (0) dstAddr[5]     (0) dstAddr[5]     (0) dstAddr[7]	uint8_t [8 uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	0x1ff00cc 0x1 0x2 0x3 0x4 0x5 0x6 0x0 0x0	2 minor ic     First inter      Ge dstAddr      ov dstAddr[1]     ov dstAddr[1]     ov dstAddr[4]     ov dstAddr[4]     ov dstAddr[4]     ov dstAddr[5]     ov dstAddr[6]     ov dstAddr[6]     ov dstAddr[6]	uint8_t [8 uint8_t [8 uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	] 0x1fff00x 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8
<ul> <li>o- dstAddr[0]</li> <li>o- dstAddr[2]</li> <li>o- dstAddr[2]</li> <li>o- dstAddr[3]</li> <li>o- dstAddr[4]</li> <li>o- dstAddr[4]</li> <li>o- dstAddr[4]</li> <li>o- dstAddr[5]</li> <li>o- dstAddr[5]</li> <li>o- dstAddr[6]</li> <li>o- dstAddr[7]</li> <li>o- dstAddr[7]</li> <li>o- dstAddr[7]</li> <li>o- dstAddr[7]</li> <li>o- dstAddr[7]</li> </ul>	uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0	<ul> <li>1 minor io</li> <li>dstAddr</li> <li>dstAddr[0]</li> <li>dstAddr[1]</li> </ul>	uint8_t (8 uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t S	0.1fff00cc 0.1 0.2 0.3 0.4 0.6 0.6 0.6 0.6 0.0 0.0	<ul> <li>2 minor ic</li> <li>First inter</li> <li>G dstAddr <ul> <li>G dstAddr[0]</li> <li>G dstAddr[1]</li> <li>G dstAddr[2]</li> <li>G dstAddr[3]</li> <li>G dstAddr[3]</li> <li>G dstAddr[5]</li> <li>G dstAddr[5]</li> <li>G dstAddr[7]</li> </ul> </li> <li>4 request:</li> </ul>	uint8_t [8 uint8_t [8 uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t uint8_t	0x1fff00 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8

# eDMA Driver Example Results

Once the channel is started, the destination buffer is blank.

When the first request is asserted, two bytes are transferred.

The second request transfers two more bytes, which results in the first of the two interrupts.

The third request copies the other two bytes.

And finally, the fourth request moves the last two bytes – this generates the second interrupt.





Let's review two example use cases.





## Audio Equalizer Example

Let's say we want to develop an audio equalizer using Kinetis MCUs.

For this application, we'll need a Kinetis device with USB support to communicate to a PC to acquire the original audio.

An audio codec is required to translate the audio data into sound on your speaker.

The Kinetis MCU will need to configure the audio codec. Let's assume communication between these devices is I2C.

Finally, use I2S to transfer audio data from the Kinetis MCU to the audio codec. The eDMA helps automate the data flow so the CPU will be free to process the audio data.





## **Audio Equalizer Implementation**

The audio data is received from a USB into a buffer. We can use an eDMA channel to take this data and move it to a ping pong buffer dedicated for the audio samples.

A second DMA channel can be used to move the processed data from the ping pong audio buffer to the SAI TX (Transmit) FIFO. This eDMA will be triggered by the SAI TX FIFO watermark signal.

With this use case, the CPU can handle other tasks such the audio filter. There is no need to send audio data to the audio codec, since everything is done in the background with the eDMA.





Finally, let's review some frequently asked questions.



# eDMA FAQs

#### Question: What do eDMA bus cycles look like?

**Answer:** eDMA bus cycles look like any other bus cycle. Slave device architecture (including the FlexBus) don't treat DMA cycles differently than core requests, so the bus timing will be the same as if the core had requested a bus cycle of the same size.

**Question:** Can I assign a single DMA request source to multiple channels? For example, use SPI0 Rx to trigger DMA channels 0 and 1 simultaneously.

**Answer:** No, this can result in unpredictable behavior. In some cases such as when you aren't reading from a FIFO that will update as it is read, you can use channel linking to get a similar effect. If you need two copies of data from a FIFO, then you could use one DMA channel to read from the FIFO and write the data to memory. Then, link to a second channel that makes a copy of the data in memory.

freescale External Use | 23

#### eDMA FAQs

#### Question: What do eDMA bus cycles look like?

**Answer:** eDMA bus cycles look like any other bus cycle. Slave device architecture (including the FlexBus) don't treat eDMA cycles differently than core requests, so the bus timing will be the same as if the core had requested a bus cycle of the same size.

# **Question:** Can I assign a single eDMA request source to multiple channels? For example, use SPI0 Rx to trigger DMA channels 0 and 1 simultaneously.

**Answer:** No, this can result in unpredictable behavior. In some cases such as when you aren't reading from a FIFO that will update as it is read, you can use channel linking to get a similar effect. If you need two copies of data from a FIFO, then you could use one DMA channel to read from the FIFO and write the data to memory. Then, link to a second channel that makes a copy of the data in memory





## References

This concludes our presentation on the eDMA module for Kinetis MCUs.

For more information on eDMA, please visit the application notes listed here.

We also invite you to visit us on the web Freescale.com/Kinetis and check out our Kinetis community page.



